![]() |
|
![]() | ||
|
Subject:
SuperComputer: Cray YMP Hardware Architecture
Category: Computers > Hardware Asked by: darcy-ga List Price: $10.00 |
Posted:
04 Nov 2002 09:28 PST
Expires: 05 Nov 2002 13:11 PST Question ID: 98331 |
How is Cray YMP hardware structure arranged such as: 1. Its instruction set (including data types, addressing modes/formats, high-level language and operating system support, support for procedure calling, task switching, etc.) 2. Its CPU resources (including register set, functional units, internal buses, etc.); control unit organization/implementation; external bus structure 3. Its instruction fetch and execution cycles and timing (including details of pipelining, if applicable); |
![]() | ||
|
There is no answer at this time. |
![]() | ||
|
There are no comments at this time. |
If you feel that you have found inappropriate content, please let us know by emailing us at answers-support@google.com with the question ID listed above. Thank you. |
Search Google Answers for |
Google Home - Answers FAQ - Terms of Service - Privacy Policy |